Bipolar Transistor with a Buried Layer Formed by High-Energy Ion Implantation for Subhalf-Micron Bipolar-Complementary Metal Oxide Semiconductor LSIs
- 1 January 1994
- journal article
- Published by IOP Publishing in Japanese Journal of Applied Physics
- Vol. 33 (1S)
- https://doi.org/10.1143/jjap.33.541
Abstract
We investigated a bipolar transistor with a buried layer formed by high-energy ion implantation without the epitaxitial silicon layer growth. We focused mainly on the reduction of junction leakage current related to implantation damages, which could be achieved by rapid thermal annealing. Consequently, the maximum current gain of 155 and the cutoff frequency of 17.3 GHz were achieved with B V CE0=5.0 V. Moreover, this fabrication process is applicable to the conventional complementary metal oxide semiconductor (CMOS) process with the retrograde twin wells without additional process steps. Therefore, this technique can be very promising for the fabrication of subhalf-micron BiCMOS LSIs.Keywords
This publication has 6 references indexed in Scilit:
- Characteristics of Bipolar Transistors with Various Depths of n+ Buried Layers Formed by High-Energy Ion ImplantationJapanese Journal of Applied Physics, 1992
- High-energy ion implantation for ULSINuclear Instruments and Methods in Physics Research Section B: Beam Interactions with Materials and Atoms, 1991
- Megaelectronvolt phosphorus implantation for bipolar devicesIEEE Transactions on Electron Devices, 1988
- High energy ion implantationNuclear Instruments and Methods in Physics Research Section B: Beam Interactions with Materials and Atoms, 1985
- Alpha-particle-induced soft error rate in VLSI circuitsIEEE Transactions on Electron Devices, 1982
- A retrograde p-well for higher density CMOSIEEE Transactions on Electron Devices, 1981