Memory management for high level synthesis applications
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- High-level synthesis: current status and future directionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A data flow graph exchange standardPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Technology mapping of digital circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- HADES-high-level architecture development and exploration systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Percolation based synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Algorithms for high-level synthesisIEEE Design & Test of Computers, 1989
- Force-directed scheduling for the behavioral synthesis of ASICsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Sehwa: a software package for synthesis of pipelines from behavioral specificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988