VLSI layout and packaging of butterfly networks
- 9 July 2000
- conference paper
- Published by Association for Computing Machinery (ACM)
- p. 196-205
- https://doi.org/10.1145/341800.341823
Abstract
No abstract availableThis publication has 14 references indexed in Scilit:
- Tighter layouts of the cube-connected cyclesIEEE Transactions on Parallel and Distributed Systems, 2000
- Some compact layouts of the butterflyPublished by Association for Computing Machinery (ACM) ,1999
- VLSI layouts of complete graphs and star graphsInformation Processing Letters, 1998
- A Tight Layout of the Butterfly NetworkTheory of Computing Systems, 1998
- Layout of the batcher bitonic sorter (extended abstract)Published by Association for Computing Machinery (ACM) ,1998
- Efficient VLSI layouts for homogeneous product networksIEEE Transactions on Computers, 1997
- Designing clustered multiprocessor systems under packaging and technological advancementsIEEE Transactions on Parallel and Distributed Systems, 1996
- Theoretical Aspects of VLSI Pin LimitationsSIAM Journal on Computing, 1993
- dBCube: a new class of hierarchical multiprocessor interconnection networks with area efficient layoutIEEE Transactions on Parallel and Distributed Systems, 1993
- Stretching a knock-knee layout for multilayer wiringIEEE Transactions on Computers, 1990