A low power and high speed data transfer scheme with asynchronous compressed pulse width modulation for AS-Memory
- 1 April 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 31 (4) , 523-530
- https://doi.org/10.1109/4.499728
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Sub-1-V swing bus architecture for future low-power ULSIsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A CMOS 160 Mb/s phase modulation I/O interface circuitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A low power and high speed data transfer scheme with asynchronous compressed pulse width modulation for AS-memoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Data-dependent logic swing internal bus architecture for ultralow-power LSI'sIEEE Journal of Solid-State Circuits, 1995
- An asymptotically zero power charge-recycling bus architecture for battery-operated ultrahigh data rate ULSI'sIEEE Journal of Solid-State Circuits, 1995
- A 100-MHz 4-Mb cache DRAM with fast copy-back schemeIEEE Journal of Solid-State Circuits, 1992