Simultaneous depth and area minimization in LUT-based FPGA mapping

This publication has 10 references indexed in Scilit:

• Simultaneous depth and area minimization in LUT-based FPGA mapping
  Published by Association for Computing Machinery (ACM) ,1995
• On area/depth trade-off in LUT-based FPGA technology mapping
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
• Acyclic multi-way partitioning of Boolean networks
  Published by Association for Computing Machinery (ACM) ,1994
• FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
• BDD based decomposition of logic functions with application to FPGA synthesis
  Published by Association for Computing Machinery (ACM) ,1993
• DAG-Map: graph-based FPGA technology mapping for delay optimization
  IEEE Design & Test of Computers, 1992
• Xmap
  Published by Association for Computing Machinery (ACM) ,1991
• Logic synthesis for programmable gate arrays
  Published by Association for Computing Machinery (ACM) ,1990
• Chortle
  Published by Association for Computing Machinery (ACM) ,1990
• MIS: A Multiple-Level Logic Optimization System
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987