Drain structure optimization for highly reliable deep submicrometer n-channel MOSFET
- 1 March 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 41 (3) , 420-426
- https://doi.org/10.1109/16.275229
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- A fundamental performance limit of optimized 3.3-V sub-quarter-micrometer fully overlapped LDD MOSFET'sIEEE Transactions on Electron Devices, 1992
- Graded-junction gate/n/sup -/ overlapped LDD MOSFET structures for high hot-carrier reliabilityIEEE Transactions on Electron Devices, 1991
- A new MOSFET with large-tilt-angle implanted drain (LATID) structureIEEE Electron Device Letters, 1988
- The impact of N-drain length and gate—drain/source overlap on submicrometer LDD devices for VLSIIEEE Electron Device Letters, 1987
- The impact of gate-drain overlapped LDD (GOLD) for deep submicron VLSI'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- A modified lightly doped drain structure for VLSI MOSFET'sIEEE Transactions on Electron Devices, 1986
- A novel submicron LDD transistor with inverse-T gate structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Source-and-drain series resistance of LDD MOSFET'sIEEE Electron Device Letters, 1984
- An empirical model for device degradation due to hot-carrier injectionIEEE Electron Device Letters, 1983
- A simple theory to predict the threshold voltage of short-channel IGFET'sSolid-State Electronics, 1974