Abstract
State-of-the-art GaAs low-noise MESFET and monolithic amplifier have been fabricated using a high yield, planar, ion-implantation process. A 0.5 µm-gate FET has achieved 1.2 dB noise figure with 8.8 dB associated gain at 12 GHz and 1.7 dB noise figure with 6.6 dB associated gain at 18 GHz. A two-stage monolithic amplifier using this FET process has achieved 1.8 dB noise figure with 23.6 dB associated gain at 9.5 GHz. The dc yield of the amplifier chips is better than 40 percent.

This publication has 7 references indexed in Scilit: