n-Channel Si-gate process for MNOS EEPROM transistors
- 30 June 1981
- journal article
- Published by Elsevier in Solid-State Electronics
- Vol. 24 (6) , 517-522
- https://doi.org/10.1016/0038-1101(81)90070-8
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Retention and endurance characteristics of HCl-annealed and unannealed MNOS capacitorsSolid-State Electronics, 1979
- Cross-gate MNOS memory deviceIEEE Transactions on Electron Devices, 1978
- Chemically Bound Hydrogen in CVD Si3 N 4: Dependence on NH 3 / SiH4 Ratio and on AnnealingJournal of the Electrochemical Society, 1977
- Threshold-alterable Si-gate MOS devicesIEEE Transactions on Electron Devices, 1977
- Endurance and memory decay of MNOS devicesJournal of Applied Physics, 1976
- Nonvolatile semiconductor memory devicesProceedings of the IEEE, 1976
- Memory loss in MNOS capacitorsJournal of Applied Physics, 1976
- Charge transfer properties of mnos structures as influenced by processing parametersJournal of Electronic Materials, 1975
- Discharge of MNOS structuresSolid-State Electronics, 1973
- Characterization of thin-oxide MNOS memory transistorsIEEE Transactions on Electron Devices, 1972