Mechanically verifying a family of multiplier circuits

This publication has 11 references indexed in Scilit:

• Effective theorem proving for hardware verification
  Published by Springer Nature ,1995
• An overview of Rewrite Rule Laboratory (RRL)
  Computers & Mathematics with Applications, 1995
• Verification of Arithmetic Functions with Binary Moment Diagrams
  Published by Defense Technical Information Center (DTIC) ,1994
• VHDL Description and Formal Verification of Systolic Multipliers
  Published by Elsevier ,1993
• Verification of a multiplier: 64 bits and beyond
  Published by Springer Nature ,1993
• Formal verification of a pipelined microprocessor
  IEEE Software, 1990
• Sequential circuit verification using symbolic model checking
  Published by Association for Computing Machinery (ACM) ,1990
• Design of the IBM RISC System/6000 floating-point execution unit
  IBM Journal of Research and Development, 1990
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• A Suggestion for a Fast Multiplier
  IEEE Transactions on Electronic Computers, 1964