Synchronization of pipelines
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 12 (8) , 1132-1146
- https://doi.org/10.1109/43.238606
Abstract
A recently formulated general timing model of synchronous operation is applied to the special case of latch-controlled pipelined circuits. The model accounts for multiphase synchronous clocking, correctly captures the behavior of label-sensitive latches, handles both short- and long-path delays, accommodates wave pipelining, and leads to a comprehensive set of timing constraints. Concurrency of pipeline circuits is defined as a function of the clock schedule and degree of wave pipelining. The authors then identify a special class of clock schedules, coincident multiphase clocks, which provide a lower bound on the value of the optimum cycle time. It is shown that the region of feasible solutions for single-phase clocking can be nonconvex or even disjoint, and a closed-form expression for the minimum cycle time of a restricted but practical form of single-phase clocking is derived. The authors compare these forms of clocking on three pipeline examples and highlight some of the issues in pipeline synchronizationKeywords
This publication has 9 references indexed in Scilit:
- Inserting active delay elements to achieve wave pipeliningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Computing optimal clock schedulesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- CheckT/sub c/ and minT/sub c/: timing verification and optimal clocking of synchronous digital circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Verifying clock schedulesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Using constraint geometry to determine maximum rate pipeline clockingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Placement for clock period minimization with multiple wave propagationPublished by Association for Computing Machinery (ACM) ,1991
- Available instruction-level parallelism for superscalar and superpipelined machinesPublished by Association for Computing Machinery (ACM) ,1989
- Optimal pipelining in supercomputersACM SIGARCH Computer Architecture News, 1986
- Pipelining of Arithmetic FunctionsIEEE Transactions on Computers, 1972