Performance study of a concurrent multithreaded processor
- 27 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The performance of a concurrent multithreaded architecturalmodel, called superthreading [15], is studiedin this paper. It tries to integrate optimizing compilationtechniques and run-time hardware support to exploitboth thread-level and instruction-level parallelism,as opposed to exploiting only instruction-level parallelismin existing superscalars. The superthreaded architectureuses a thread pipelining execution model toenhance the overlapping between threads, and to facilitatedata...Keywords
This publication has 12 references indexed in Scilit:
- An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple ThreadsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The superthreaded architecture: thread pipelining with run-time data dependence checking and control speculationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Multiscalar processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Simultaneous multithreading: Maximizing on-chip parallelismPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Compiler techniques for concurrent multithreading with hardware speculation supportPublished by Springer Nature ,1997
- The case for a single-chip multiprocessorPublished by Association for Computing Machinery (ACM) ,1996
- The M-Machine multicomputerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- Software pipelining: an effective scheduling technique for VLIW machinesPublished by Association for Computing Machinery (ACM) ,1988
- Implementation of precise interrupts in pipelined processorsACM SIGARCH Computer Architecture News, 1985
- Branch Prediction Strategies and Branch Target Buffer DesignComputer, 1984