Low resistance Ti or Co salicided raised source/drain transistors for sub-0.13 μm CMOS technologies

Abstract
No abstract available

This publication has 2 references indexed in Scilit: