The interpretation and application of Rent's rule
Top Cited Papers
- 1 December 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 8 (6) , 639-648
- https://doi.org/10.1109/92.902258
Abstract
This paper provides a review of both Rent's rule and the placement models derived from it. It is proposed that the power-law form of Rent's rule, which predicts the number of terminals required by a group of gates for communication with the rest of the circuit, is a consequence of a statistically homogeneous circuit topology and gate placement. The term "homogeneous" is used to imply that quantities such as the average wire length per gate and the average number of terminals per gate are independent of the position within the circuit. Rent's rule is used to derive a variety of net length distribution models and the approach adopted in this paper is to factor the distribution function into the product of an occupancy probability distribution and a function which represents the number of valid net placement sites. This approach places diverse placement models under a common framework and allows the errors introduced by the modeling process to be isolated and evaluated. Models for both planar and hierarchical gate placement are presented.Keywords
This publication has 25 references indexed in Scilit:
- A generic system simulator (GENESYS) for ASIC technology and architecture beyond 2001Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Rent exponent prediction methodsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
- Efficient representation of interconnection length distributions using generating polynomialsPublished by Association for Computing Machinery (ACM) ,2000
- GTXPublished by Association for Computing Machinery (ACM) ,2000
- The analytical form of the length distribution function for computer interconnectionIEEE Transactions on Circuits and Systems, 1991
- Equations for Estimating Wire Length in Various Types of 2-D and 3-D System Packaging StructuresIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1987
- A system-level circuit model for multi- and single-chip CPUsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Connectivity of Random LogicIEEE Transactions on Computers, 1982
- Placement and average interconnection lengths of computer logicIEEE Transactions on Circuits and Systems, 1979
- Equivalence of Memory to “Random Logic”IBM Journal of Research and Development, 1974