A generic system simulator (GENESYS) for ASIC technology and architecture beyond 2001

This publication has 9 references indexed in Scilit:

• A priori wiring estimations and optimal multilevel wiring networks for portable ULSI systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Complementary adiabatic and fully adiabatic MOS logic families for gigascale integration
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A scaling scheme for interconnect in deep-submicron processes
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Three-dimensional analytical subthreshold models for bulk MOSFETs
  IEEE Transactions on Electron Devices, 1995
• Performance trends in high-end processors
  Proceedings of the IEEE, 1995
• Possibilities of deep-submicrometer CMOS for very-high-speed computer logic
  Proceedings of the IEEE, 1993
• Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs
  IEEE Transactions on Electron Devices, 1993
• Prospects of gigascale integration (GSI) beyond 2003
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1993
• Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas
  IEEE Journal of Solid-State Circuits, 1990