Wave-pipelining: is it practical?
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 4, 163-166
- https://doi.org/10.1109/iscas.1994.409223
Abstract
Wave-pipelining has recently drawn considerable interest from both the academic and industrial communities as a method for high-speed pipelining without the use of intermediate latching. Although high-performance IC technologies, pipelined RISC and DSP architectures, and sophisticated CAD tools have enabled and driven several recent demonstration circuits, significant challenges remain before wave-pipelining will be used extensively in commercial chips. In this forum, we discuss whether these challenges are surmountable, and if so, what are the techniques that will be needed both now and with future VLSI technologies.Keywords
This publication has 6 references indexed in Scilit:
- Use of CMOS Technology in Wave PipeliningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Jitter due to signal history in digital logic circuits and its control strategiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A 16×16-bit static CMOS wave-pipelined multiplierPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Solid stateIEEE Spectrum, 1994
- Designing high-performance digital circuits using wave pipelining: algorithms and practical experiencesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Maximum-rate pipeline systemsPublished by Association for Computing Machinery (ACM) ,1969