Downscaling ULSIs by using nanoscale engineering

This publication has 29 references indexed in Scilit:

• CMOS scaling for high performance and low power-the next ten years
  Proceedings of the IEEE, 1995
• Single and Double δ-Doped Al_0.25Ga_0.75As/In_0.25Ga_0.75As Pseudomorphic Heterostructures Grown by Molecular-Beam Epitaxy
  Japanese Journal of Applied Physics, 1994
• Nano edge roughness in polymer resist patterns
  Applied Physics Letters, 1993
• Lithographic technologies for future ULSI
  Applied Surface Science, 1993
• Fabrication of 5–7 nm wide etched lines in silicon using 100 keV electron-beam lithography and polymethylmethacrylate resist
  Applied Physics Letters, 1993
• Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transistor
  IEEE Transactions on Electron Devices, 1980
• Electron-beam fabrication of 80-Å metal structures
  Applied Physics Letters, 1976
• Design of ion-implanted MOSFET's with very small physical dimensions
  IEEE Journal of Solid-State Circuits, 1974
• Fundamental limitations in microelectronics—I. MOS technology
  Solid-State Electronics, 1972
• Ion-implanted complementary MOS transistors in low-voltage circuits
  IEEE Journal of Solid-State Circuits, 1972