A 100 MHz pipelined RLS adaptive filter
- 19 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 5, 3187-3190
- https://doi.org/10.1109/icassp.1995.479562
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- High speed RLS using scaled tangent rotations (STAR)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fixed and floating point error analysis of QRD-RLS and STAR-RLS adaptive filtersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Published by SPIE-Intl Soc Optical Eng ,1993
- High-speed VLSI arithmetic processor architectures using hybrid number representationJournal of Signal Processing Systems, 1992
- An 85-MHz fourth-order programmable IIR digital filter chipIEEE Journal of Solid-State Circuits, 1992
- Synthesis of control circuits in folded pipelined DSP architecturesIEEE Journal of Solid-State Circuits, 1992
- A general-purpose high-speed equalizerIEEE Journal of Solid-State Circuits, 1991
- Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decompositionIEEE Transactions on Acoustics, Speech, and Signal Processing, 1989
- High-speed CMOS circuit techniqueIEEE Journal of Solid-State Circuits, 1989
- Optimizing Synchronous Circuitry by Retiming (Preliminary Version)Published by Springer Nature ,1983