An 85-MHz fourth-order programmable IIR digital filter chip

This publication has 11 references indexed in Scilit:

• Pipelined VLSI recursive filter architectures using scattered look-ahead and decomposition
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A 100 MHz 40-tap programmable FIR filter chip
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Optimized bit level architectures for IIR filtering
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 65 MHz 16-tap FIR filter chip with on-chip video delay lines
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Dynamic storage performance of two cyanine dye films and optimization design for a recordable compact disk.
  Applied Optics, 2000
• Finite word effects in pipelined recursive filters
  IEEE Transactions on Signal Processing, 1991
• Bit-Level systolic architectures for high performance IIR filtering
  Journal of Signal Processing Systems, 1989
• Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decomposition
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1989
• Parallel bit-level pipelined VLSI designs for high-speed signal processing
  Proceedings of the IEEE, 1987
• Virtual Grid Symbolic Layout
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1981