Adaptive power reconfigurability for preventing excessive power dissipation in wireless receivers
- 1 December 2010
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper investigates the effect of using adaptive power reconfigurability method for preventing power over-usage when the operating conditions are less demanding than the worst case in wireless receivers. The analysis is limited to the baseband block, and the target standard is selected as ZigBee. Optimal distribution of the dynamic range requirement among the baseband filter and the ADC showed that enhancing the filter with adaptive power reconfigurability feature can lead to significant power savings. A sample operating schedule is derived to quantify the power saving performance. It is found that using adaptive power reconfigurability method in the baseband filter of a ZigBee receiver can decrease the average power dissipation of the baseband block from 4.197 mW to 115.87 μW, which corresponds to a reduction by a factor of 36.2 (15.59 dB).Keywords
This publication has 12 references indexed in Scilit:
- A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- A 30fJ/conversion-step 8b 0-to-10MS/s asynchronous SAR ADC in 90nm CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- Design of a low-power ZigBee receiver front-end for wireless sensorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Dynamic Power Optimization of Active Filters With Application to Zero-IF ReceiversIEEE Journal of Solid-State Circuits, 2006
- A CMOS gyrator low-IF filter for a dual-mode Bluetooth/ZigBee transceiverIEEE Journal of Solid-State Circuits, 2005
- Internally varying analog circuits minimize power dissipationIEEE Circuits and Devices Magazine, 2003
- A low-power variable resolution analog-to-digital converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A power and resolution adaptive flash analog-to-digital converterPublished by Association for Computing Machinery (ACM) ,2002
- Noise and power reduction in filters through the use of adjustable biasingIEEE Journal of Solid-State Circuits, 2001
- A low-power reconfigurable analog-to-digital converterIEEE Journal of Solid-State Circuits, 2001