Improving FPGA routing architectures using architecture and CAD interactions
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The interactions between the CAD tools that are used to configure the routing resources of a field-programmable gate array (FPGA) and the design of the routing architecture itself are examined. Such an understanding is used to determine where to reduce the number of routing switches in the FPGA while maintaining routability. Experiments are used to study a switch block that was previously thought to have unacceptably low flexibility. It is shown that the performance of this switch block can be improved by adapting the global router to require less flexibility in the architecture, and by careful placement of physical pins on the logic blocks. It is demonstrated that the fewest routing switches are required when each logical pin appears on only one side of the logic cell rather than two or more.Keywords
This publication has 10 references indexed in Scilit:
- Optimization of field-programmable gate array logic block architecture for speedPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Third-generation architecture boosts speed and density of field-programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A detailed router for field-programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An FPGA family optimized for high densities and reduced routing delayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Flexibility of interconnection structures for field-programmable gate arraysIEEE Journal of Solid-State Circuits, 1991
- Chortle-crf: Fast technology mapping for lookup table-based FPGAsPublished by Association for Computing Machinery (ACM) ,1991
- Parallel global routing for standard cellsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiencyIEEE Journal of Solid-State Circuits, 1990
- A CMOS electrically configurable gate arrayIEEE Journal of Solid-State Circuits, 1989
- A 5000-gate CMOS EPLD with multiple logic and interconnect arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989