DIATEST: a fast diagnostic test pattern generator for combinational circuits
- 10 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. c 20, 194-197
- https://doi.org/10.1109/iccad.1991.185229
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- ON THE ACCELERATION OF TEST GENERATION ALGORlTHMSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Advanced automatic test pattern generation and redundancy identification techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Contest: a fast ATPG tool for very large combinational circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A diagnostic test pattern generation algorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- A topological search algorithm for ATPGPublished by Association for Computing Machinery (ACM) ,1987
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981
- A Nine-Valued Circuit Model for Test GenerationIEEE Transactions on Computers, 1976
- Finding Dominators in Directed GraphsSIAM Journal on Computing, 1974
- Fault Equivalence in Combinational Logic NetworksIEEE Transactions on Computers, 1971
- Analyzing Errors with the Boolean DifferenceIEEE Transactions on Computers, 1968