PLATO: A Tool for Computation of Exact Signal Probabilities

This publication has 11 references indexed in Scilit:

• Logic verification using binary decision diagrams in a logic synthesis environment
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• CATAPULT: concurrent automatic testing allowing parallelization and using limited topology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Evaluation and improvement of Boolean comparison method based on binary decision diagrams
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Efficient implementation of a BDD package
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A new model for computation of probabilistic testability in combinational circuits
  Integration, 1989
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• PROTEST: A Tool for Probabilistic Testability Analysis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1985
• Equivalence of free boolean graphs can be decided probabilistically in polynomial time
  Information Processing Letters, 1980
• Analysis of Logic Circuits with Faults Using Input Signal Probabilities
  IEEE Transactions on Computers, 1975
• Finding Dominators in Directed Graphs
  SIAM Journal on Computing, 1974