A flexible gate array RAM compiler with full design tool integration
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- A new language suite for designer-specifiable ASIC cell compilersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Design Assistant: an expert tool for ASIC designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A toolbox for ASIC testability automationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An efficient and flexible architecture for high-density gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- A hierarchical floor-planning, placement, and routing tool for sea-of-gates designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- Methodology for Compiler Generated Silicon StructuresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984