A flexible redundancy technique for high-density DRAMs
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 26 (1) , 12-17
- https://doi.org/10.1109/4.65704
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Trends in megabit DRAM circuit designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On yield, fault distributions, and clustering of particlesIBM Journal of Research and Development, 1986
- An experimental 1 Mbit DRAM based on high S/N designIEEE Journal of Solid-State Circuits, 1984
- A redundancy circuit for a fault-tolerant 256K MOS RAMIEEE Journal of Solid-State Circuits, 1982
- Laser programmable redundancy and yield improvement in a 64K DRAMIEEE Journal of Solid-State Circuits, 1981
- Redundancy techniques for fast static RAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- A fault-tolerant 64K dynamic random-access memoryIEEE Transactions on Electron Devices, 1979
- Multiple word/bit line redundancy for semiconductor memoriesIEEE Journal of Solid-State Circuits, 1978