An investigation of BiCMOS ESD protection circuit elements and applications in submicron technologies

This publication has 6 references indexed in Scilit:

• Improving the ESD failure threshold of silicided n-MOS output transistors by ensuring uniform current flow
  IEEE Transactions on Electron Devices, 1992
• A comparison of base current reversal and bipolar snapback in advanced n-p-n bipolar transistors
  IEEE Electron Device Letters, 1991
• A low-voltage triggering SCR for on-chip ESD protection at output and input pads
  IEEE Electron Device Letters, 1991
• Collector-base junction avalanche effects in advanced double-poly self-aligned bipolar transistors
  IEEE Transactions on Electron Devices, 1989
• The effects of interconnect process and snapback voltage on the ESD failure threshold of NMOS transistors
  IEEE Transactions on Electron Devices, 1988
• A numerical model of avalanche breakdown in MOSFET's
  IEEE Transactions on Electron Devices, 1978