Invited Paper A C-testability approach for two dimensional iterative arrays†
- 1 February 1988
- journal article
- circuit techniques-and-analysis
- Published by Taylor & Francis in International Journal of Electronics
- Vol. 64 (2) , 179-197
- https://doi.org/10.1080/00207218808962794
Abstract
This paper presents a new technique for testing a two dimensional array independently of the number of cells (C-testability). This technique is based on a cellular automata characterization of a cell. Additional states are included in the original state transition table to permit the test input to be regenerated internally to the array. Faulty states are propagated to the output. A single faulty cell is assumed. It is proved that the proposed technique requires a lower number of test vectors than published approaches to C-testability.Keywords
This publication has 7 references indexed in Scilit:
- C-Testability of Two-Dimensional Iterative ArraysIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Testability Conditions for Bilateral Arrays of Combinational CellsIEEE Transactions on Computers, 1986
- Wafer-Scale Integration of Systolic ArraysIEEE Transactions on Computers, 1985
- Why systolic architectures?Computer, 1982
- A Testable Design of Iterative Logic ArraysIEEE Transactions on Computers, 1981
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976
- Easily Testable Iterative SystemsIEEE Transactions on Computers, 1973