The cache DRAM architecture: a DRAM with an on-chip cache memory
- 1 April 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 10 (2) , 14-25
- https://doi.org/10.1109/40.52944
Abstract
A DRAM (dynamic RAM) with an on-chip cache, called the cache DRAM, has been proposed and fabricated. It is a hierarchical RAM containing a 1-Mb DRAM for the main memory and an 8-kb SRAM (static RAM) for cache memory. It uses a 1.2- mu m CMOS technology. Suitable for no-wait-state memory access in low-end workstations and personal computers, the chip also serves high-end systems as a secondary cache scheme. It is shown how the cache DRAM bridges the gap in speed between high-performance microprocessor units and existing DRAMs. The cache DRAM concept is explained, and its architecture is presented. The error checking and correction scheme used to improve the cache DRAM's reliability is described. Performance results for an experimental device are reported.<>Keywords
This publication has 7 references indexed in Scilit:
- Circuit technologies for 16Mb DRAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- An eyperimental 1Mb cache DRAM with ECCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- An 8Kbyte intelligent cache memoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Experimental evaluation of on-chip microprocessor cache memoriesPublished by Association for Computing Machinery (ACM) ,1984
- The use of static column ram as a memory hierarchyPublished by Association for Computing Machinery (ACM) ,1984
- Cache MemoriesACM Computing Surveys, 1982
- A three transistor-cell, 1024-bit, 500 NS MOS RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1970