Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS process
Top Cited Papers
- 17 November 2003
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
- Vol. 50 (11) , 815-828
- https://doi.org/10.1109/tcsii.2003.819128
Abstract
A novel digitally controlled oscillator (DCO)-based architecture for frequency synthesis in wireless RF applications is proposed and demonstrated. It deliberately avoids any use of an analog tuning voltage control line. Fine frequency resolution is achieved through high-speed /spl Sigma//spl Delta/ dithering. Other imperfections of analog circuits are compensated through digital means. The presented ideas enable the employment of fully-digital frequency synthesizers using sophisticated signal processing algorithms, realized in the most advanced deep-submicrometer digital CMOS processes which allow almost no analog extensions. They also promote cost-effective integration with the digital back-end onto a single silicon die. The demonstrator test chip has been fabricated in a digital 0.13-/spl mu/m CMOS process together with a DSP, which acts as a digital baseband processor with a large number of digital gates in order to investigate noise coupling. The phase noise is -112 dBc/Hz at 500-kHz offset. The close-in spurious tones are below -62 dBc, while the far-out spurs are below -80 dBc. The presented ideas have been incorporated in a commercial Bluetooth transceiver.Keywords
This publication has 13 references indexed in Scilit:
- Just-in-time gain estimation of an rf digitally-controlled oscillator for digital direct frequency modulationIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2003
- A modeling approach for Σ-Δ fractional-N frequency synthesizers allowing straightforward noise analysisIEEE Journal of Solid-State Circuits, 2002
- A 14-bit current-mode /spl Sigma//spl Delta/ DAC based upon rotated data weighted averagingIEEE Journal of Solid-State Circuits, 2000
- Oscillator phase noise: a tutorialIEEE Journal of Solid-State Circuits, 2000
- An all-digital phase-locked loop with 50-cycle lock time suitable for high-performance microprocessorsIEEE Journal of Solid-State Circuits, 1995
- Interpolation in digital modems. I. FundamentalsIEEE Transactions on Communications, 1993
- A new PLL frequency synthesizer with high switching speedIEEE Transactions on Vehicular Technology, 1992
- A multiple modulator fractional dividerIEEE Transactions on Instrumentation and Measurement, 1991
- Oversampling Delta-Sigma Data ConvertersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- A 16-bit oversampling A-to-D conversion technology using triple-integration noise shapingIEEE Journal of Solid-State Circuits, 1987