A 14-bit current-mode /spl Sigma//spl Delta/ DAC based upon rotated data weighted averaging
- 1 August 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 35 (8) , 1074-1084
- https://doi.org/10.1109/4.859496
Abstract
A new dynamic element matching (DEM) algorithm, referred to as rotated data weighted averaging (RDWA), is implemented in a third-order /spl Sigma//spl Delta/ digital-to-analog converter (DAC) with 64/spl times/ oversampling and a conversion bandwidth of 25 kHz. The systematic and random errors are considered in the design of the 14-bit converter. The /spl Sigma//spl Delta/ DAC is fabricated in a 2-/spl mu/m CMOS process and includes the on-chip reconstruction filter. The prototype was designed to test the performance of the DAC without DEM, with data weighted averaging (DWA), and with RDWA. The results show that the new RDWA algorithm is capable of achieving first-order noise shaping while eliminating the signal-dependent harmonic distortion present in DWA.Keywords
This publication has 13 references indexed in Scilit:
- Modeling Op Amp Nonlinearity in Switched-Capacitor Sigma-Delta ModulatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Digital background calibration of a 10 b 40 M sample/s parallel pipelined ADCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Analog background calibration of a 10 b 40 Msample/s parallel pipelined ADCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Spectral shaping of circuit errors in digital-to-analog convertersIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1997
- A stereo multibit ΣΔ DAC with asynchronous master-clock interfaceIEEE Journal of Solid-State Circuits, 1996
- Linearity enhancement of multibit ΔΣ A/D and D/A converters using data weighted averagingIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1995
- A noise-shaping coder topology for 15+ bit convertersIEEE Journal of Solid-State Circuits, 1989
- Characterisation and modeling of mismatch in MOS transistors for precision analog designIEEE Journal of Solid-State Circuits, 1986
- Low-distortion switched-capacitor filter design techniquesIEEE Journal of Solid-State Circuits, 1985
- Dynamic element matching for high-accuracy monolithic D/A convertersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1976