InP HBT self-aligned technology for 40 Gbit/s ICs: fabrication and CAD geometric model
- 20 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- Improvement of CBE grown InGaAs/InP HBT's using a carbon doped and compositionally graded basePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- InP HBT circuits for high speed ETDM systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Extrapolated f/sub max/ of heterojunction bipolar transistorsIEEE Transactions on Electron Devices, 1999
- The relevance of f/sub T/ and f/sub max/ for the speed of a bipolar CE amplifier stageIEEE Transactions on Electron Devices, 1997
- A theory of transistor cutoff frequency (fT) falloff at high current densitiesIRE Transactions on Electron Devices, 1962