The relevance of f/sub T/ and f/sub max/ for the speed of a bipolar CE amplifier stage
- 1 May 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 44 (5) , 775-781
- https://doi.org/10.1109/16.568039
Abstract
Expressions relating the bandwidth of a common-emitter (CE) amplifier stage and the small-signal CML gate delay time to directly measurable transistor parameters, such as f/sub T/, f/sub max/, and input bandwidth f/sub /spl upsi//, are presented. They are valid for an arbitrary division of the base resistance and base-collector depletion capacitance into internal and external components. No resistance measurements are needed. It is shown that the transistor input bandwidth f/sub /spl upsi// is an important figure of merit for the speed of a CE stage. Under a given bias condition, f/sub /spl upsi// is determined by the base resistance and the cut-off frequency. In most cases the value of the maximum oscillation frequency f/sub max/ is only of minor importance. It would therefore be more meaningful to present besides f/sub T/ also f/sub /spl upsi// instead of f/sub max/ as a figure of merit for transistors for high-speed, low-power analog and digital circuits.Keywords
This publication has 8 references indexed in Scilit:
- Bipolar transistor scaling for minimum switching delay and energy dissipationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- 18 ps ECL-gate delay in laterally scaled 30 GHz bipolar transistorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Effective base-collector time constants for calculating the maximum oscillation frequency of bipolar transistorsSolid-State Electronics, 1995
- An appropriate device figure of merit for bipolar CMLIEEE Electron Device Letters, 1991
- Accurate analytical delay expressions for ECL and CML circuits and their applications to optimizing high-speed bipolar circuitsIEEE Journal of Solid-State Circuits, 1990
- Compact Transistor Modelling for Circuit DesignPublished by Springer Nature ,1990
- An analytical model for the determination of the transient response of CML and ECL gatesIEEE Transactions on Electron Devices, 1990
- Power Gain in Feedback AmplifierTransactions of the IRE Professional Group on Circuit Theory, 1954