An analytical model for the determination of the transient response of CML and ECL gates
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 37 (1) , 191-201
- https://doi.org/10.1109/16.43816
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- A sub-50 ps single poly planar bipolar technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Bipolar transistor scaling for minimum switching delay and energy dissipationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A sub-30 psec Si bipolar LSI technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- AN ULTRA HIGH SPEED TRENCH ISOLATED DOUBLE POLYSILICON BIPOLAR PROCESSLe Journal de Physique Colloques, 1988
- A propagation-delay expression and its application to the optimization of polysilicon emitter ECL processesIEEE Journal of Solid-State Circuits, 1988
- Submicron epitaxial layer and RTA technology for extremely high speed bipolar transistorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- A high-speed bipolar LSI process using self-aligned double diffusion polysilicon technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- An 80 ps ECL circuit with high current density transistorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Analytic approximations for propagation delays in current-mode switching circuits including collector-base capacitancesIEEE Journal of Solid-State Circuits, 1981
- Perspective of scaled bipolar devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981