A propagation-delay expression and its application to the optimization of polysilicon emitter ECL processes
- 1 February 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 23 (1) , 251-259
- https://doi.org/10.1109/4.286
Abstract
A sensitivity analysis is used to compute an analytical expression for the propagation delay of an emitter-coupled logic (ECL) gate in terms of the electrical parameters of the circuit. These electrical parameters are in turn related to the processing parameters through approximate analytical equations and computer simulation programs. In this way, a simple means is evolved of optimizing an ECL process for maximum circuit speed. The accuracy of the propagation-delay expression and the related equations for the electrical parameters are verified by comparison with experimental results on 6- mu m geometry circuits. By means of the propagation-delay expression, it is shown that the optimum propagation delay at 6- mu m geometry is 320 ps for a conventional process and 160 ps for a self-aligned process. On scaling to a geometry of 0.5 mu m, a propagation delay of 20 ps is predicted for a fully optimized self-aligned process.Keywords
This publication has 15 references indexed in Scilit:
- Emitter resistance of arsenic- and phosphorus-doped polysilicon emitter transistorsIEEE Electron Device Letters, 1985
- Self-aligned transistors with polysilicon emitters for bipolar VLSIIEEE Transactions on Electron Devices, 1985
- Method for determining the emitter and base series resistances of bipolar transistorsIEEE Transactions on Electron Devices, 1984
- Self-aligned bipolar transistors with enhanced efficiency polysilicon emittersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Effects of surface treatments on the electrical characteristics of bipolar transistors with polysilicon emittersSolid-State Electronics, 1983
- High-speed bipolar logic circuits with low power consumption for LSI-a comparisonIEEE Journal of Solid-State Circuits, 1982
- A 3-ns 1-kbit RAM using super self-aligned process technologyIEEE Journal of Solid-State Circuits, 1981
- Bipolar transistor design for optimized power-delay logic circuitsIEEE Journal of Solid-State Circuits, 1979
- The cutoff frequency falloff in UHF transistors at high currentsProceedings of the IEEE, 1966
- A theory of transistor cutoff frequency (fT) falloff at high current densitiesIRE Transactions on Electron Devices, 1962