Statistical simulation of symmetric multiprocessor systems
- 1 October 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- The design of a lockup-free cache for high-performance multiprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Modeling superscalar processors via statistical simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Performance analysis through synthetic trace generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Measuring Experimental Error in Microprocessor SimulationPublished by Association for Computing Machinery (ACM) ,2001
- Cacheminer: A runtime approach to exploit cache locality on SMPIEEE Transactions on Parallel and Distributed Systems, 2000
- Is SC + ILP = RC?ACM SIGARCH Computer Architecture News, 1999
- Performance analysis and its impact on designComputer, 1998
- The SimpleScalar tool set, version 2.0ACM SIGARCH Computer Architecture News, 1997
- A class of compatible cache consistency protocols and their support by the IEEE futurebusACM SIGARCH Computer Architecture News, 1986