Boundary scan test used at board level: moving towards reality
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 235-242
- https://doi.org/10.1109/test.1990.114022
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Testing of glue logic interconnects using boundary scan architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A unified theory for designing optimal test generation and diagnosis algorithms for board interconnectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Tradeoff decisions made for a P1149.1 controller design (ATE)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new framework for analyzing test generation and diagnosis algorithms for wiring interconnectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Prototype testing simplified by scannable buffers and latchesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Testing and diagnosis of interconnects using boundary scan architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003