Testing of glue logic interconnects using boundary scan architecture
- 13 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 700-711
- https://doi.org/10.1109/test.1989.82358
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Testing and diagnosis of interconnects using boundary scan architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A proposed standard test bus and boundary scan architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- IEEE P1149 Proposed Standard Testability Bus-An update with case historiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Design for testability for wafer-scale integration interconnect systems design and test methodologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Some reliability problems of surface-mounted devicesIEEE Circuits and Devices Magazine, 1988
- Macro Testing: Unifying IC And Board TestIEEE Design & Test of Computers, 1986
- In-Circuit TestingPublished by Springer Nature ,1985
- Testing for Faults in Wiring NetworksIEEE Transactions on Computers, 1974