A 5K-gate bipolar masterslice LSI with a 500 ps loaded gate delay
- 1 October 1983
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 18 (5) , 585-592
- https://doi.org/10.1109/jssc.1983.1051998
Abstract
A fully ECL-compatible 5K-gate bipolar subnanosecond masterslice has been developed for use in computer and communication systems. A new circuit design and a 1.5-/spl mu/m rule oxide isolation process employing three-level metallization have made possible a high performance of 0.32 pJ/gate and a small cell size of 3937.5 /spl mu/m/SUP 2/. An alterable configuration cell (ACC) circuit based on nonthreshold logic (NTL) is adopted as the basic internal cell. The masterslice has been applied to a dual 36-bit ALU consisting of 3486 cells. An unloaded gate delay of 320 ps and a loaded gate delay of 500 ps with a power dissipation of 1 mW/gate were obtained with a 15-stage ring oscillator and a 10-stage path delay in the 36-bit ALU.Keywords
This publication has 7 references indexed in Scilit:
- A 6K-gate CMOS gate arrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- A bipolar 2500-gate subnanosecond masterslice LSIIEEE Journal of Solid-State Circuits, 1981
- Bipolar Circuit Design for a 5000-Circuit VLSI Gate ArrayIBM Journal of Research and Development, 1981
- Perspective of scaled bipolar devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- A 1500 gate, random logic, large-scale integrated (LSI) mastersliceIEEE Journal of Solid-State Circuits, 1979
- Elevated electrode integrated circuitsIEEE Journal of Solid-State Circuits, 1979
- New developments in IC voltage regulatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1970