On an improved design approach for C-testable orthogonal iterative arrays
- 1 May 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 7 (5) , 609-615
- https://doi.org/10.1109/43.3199
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- C-Testability of Two-Dimensional Iterative ArraysIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Testability Conditions for Bilateral Arrays of Combinational CellsIEEE Transactions on Computers, 1986
- Wafer-Scale Integration of Systolic ArraysIEEE Transactions on Computers, 1985
- Why systolic architectures?Computer, 1982
- A Testable Design of Iterative Logic ArraysIEEE Transactions on Computers, 1981
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976
- Easily Testable Iterative SystemsIEEE Transactions on Computers, 1973