Three-dimensional CMOS IC's Fabricated by using beam recrystallization
- 1 October 1983
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 4 (10) , 366-368
- https://doi.org/10.1109/edl.1983.25766
Abstract
A three-dimensional (3-D) CMOS integrated circuit with a structure, in which one type of transistor is fabricated directly above a transistor of the opposite type with separate gates and an insulator in between, has successfully been fabricated by using laser beam recrystallization. Seven-stage ring oscillators fabricated in the 3-D structure have a propagation delay of 8.2 ns. In the present experiment, a double-layer of silicon-nitride and phospho-silicate-glass (PSG) film has been used as an intermediate insulating layer between the top and the bottom devices. This CMOS structure and the process technology we have developed here can be the basis for realizing a multilayered 3-D device composed of vertically stacked transistors with separate gates and an insulating layer in between.Keywords
This publication has 7 references indexed in Scilit:
- A CMOS structure using beam-recrystallized polysiliconIEEE Electron Device Letters, 1982
- Laser-induced lateral epitaxial growth of silicon over silicon dioxide with locally varied encapsulationApplied Physics Letters, 1982
- Grain boundaries in p-n junction diodes fabricated in laser-recrystallized silicon thin filmsApplied Physics Letters, 1981
- Vertical single-gate CMOS inverters on laser-processed multilayer substratesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- ST-CMOS (Stacked Transistors CMOS): A double-poly-NMOS-compatible CMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- One-gate-wide CMOS Inverter on laser-recrystallized polysiliconIEEE Electron Device Letters, 1980
- Crystalline silicon on insulators by graphoepitaxyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979