Improving WCET by Optimizing Worst-Case Paths

This publication has 25 references indexed in Scilit:

• WCET Code Positioning
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• A Flexible Tradeoff Between Code Size and WCET Using a Dual Instruction Set Processor
  Published by Springer Nature ,2004
• Bounding loop iterations for timing analysis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Timing analysis for data caches and set-associative caches
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Integrating the timing analysis of pipelining and instruction caching
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Timing Analysis for Data and Wrap-Around Fill Caches
  Real-Time Systems, 1999
• Bounding pipeline and instruction cache performance
  IEEE Transactions on Computers, 1999
• Bounding worst-case instruction cache performance
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1994
• Avoiding unconditional jumps by code replication
  Published by Association for Computing Machinery (ACM) ,1992
• A portable global optimizer and linker
  Published by Association for Computing Machinery (ACM) ,1988