A global wiring paradigm for deep submicron design

This publication has 12 references indexed in Scilit:

• Stochastic net length distributions for global interconnects in a heterogeneous system-on-a-chip
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Global wires: harmful?
  Published by Association for Computing Machinery (ACM) ,1998
• Figures of merit to characterize the importance of on-chip inductance
  Published by Association for Computing Machinery (ACM) ,1998
• Clocking design and analysis for a 600-MHz Alpha microprocessor
  IEEE Journal of Solid-State Circuits, 1998
• Package clock distribution design optimization for high-speed and low-power VLSIs
  IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1997
• 200-MHz superscalar RISC microprocessor
  IEEE Journal of Solid-State Circuits, 1996
• Performance trends in high-end processors
  Proceedings of the IEEE, 1995
• Time-domain macromodels for VLSI interconnect analysis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
• Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs
  IEEE Transactions on Electron Devices, 1993
• Placement and average interconnection lengths of computer logic
  IEEE Transactions on Circuits and Systems, 1979