A path-based technique for estimating hardware runtime in HW/SW-cosynthesis
- 19 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 116-121
- https://doi.org/10.1109/isss.1995.520622
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- Adaptation Of Partitioning And High-level Synthesis In Hardware/software Co-synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- System-level synthesis using re-programmable componentsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- DLS: A scheduling algorithm for high-level synthesis in VHDLPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An algorithm for partitioning of application specific systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An approach to the adaptation of estimated cost parameters in the COSYMA systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Hardware-software co-design and ESDAPublished by Association for Computing Machinery (ACM) ,1994
- Hardware-software cosynthesis for microcontrollersIEEE Design & Test of Computers, 1993
- Path-based scheduling for synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- The Annealing AlgorithmPublished by Springer Nature ,1989