A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem
- 17 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
An algorithm for the constrained hardware/software partitioning (assignment and scheduling) problem is presented. The key feature of the algorithm is the adaptive objective mechanism governed by the combination of global and local measures. As hardware area minimization and latency constraints present contradictory objectives, a global time-criticality (GC) measure selects an objective function in accordance with feasibility. In addition to global consideration, local characteristics of the nodes are emphasized by classifying nodes into local phase (LP) types. A local phase 1 node (extremity) has an obvious preference for an implementation on the basis of its arealtime requirements. A local phase 2 node (repeller) is a repeller to an implementation on the basis of relative preferences of other nodes. At each iteration, the global and local criteria are superimposed by a thresh-old mechanism so as to determine the best implementation. The algorithm has quadratic complexity in the number of nodes and has shown promising behavior on the examples tested.Keywords
This publication has 11 references indexed in Scilit:
- A method for hardware software partitioningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- System-level synthesis using re-programmable componentsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Manifestations of heterogeneity in hardware/software co-designPublished by Association for Computing Machinery (ACM) ,1994
- A hardware-software codesign methodology for DSP applicationsIEEE Design & Test of Computers, 1993
- A compile-time scheduling heuristic for interconnection-constrained heterogeneous processor architecturesIEEE Transactions on Parallel and Distributed Systems, 1993
- Macropipelining based heterogeneous multiprocessor schedulingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Architectural partitioning for system level synthesis of integrated circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Fast prototyping of datapath-intensive architecturesIEEE Design & Test of Computers, 1991
- Incorporating bottom-up design into hardware synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Force-directed scheduling for the behavioral synthesis of ASICsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989