A 31-dBm, high ruggedness power amplifier in 65-nm standard CMOS with high-efficiency stacked-cascode stages
- 1 January 2010
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A novel, high ruggedness power amplifier topology in a 65-nm CMOS technology is proposed. The proposed stacked cascode topology uses only standard devices available in a modern triple-well CMOS process to achieve breakdown voltages of more than 18V. The power amplifier stage delivers 28 dBm output power at a power-added efficiency (PAE) of 69.9% from a 3.6V supply. The saturation gain is 18 dB. A watt-level power amplifier for GSM low-band operation with 31-dBm output power and 61% PAE is presented.Keywords
This publication has 4 references indexed in Scilit:
- A Fully-Integrated Quad-Band GSM/GPRS CMOS Power AmplifierIEEE Journal of Solid-State Circuits, 2008
- A 65nm CMOS 30dBm class-E RF power amplifier with 60% power added efficiencyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- A small GSM power amplifier module using Si-LDMOS driver MMICPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- The high voltage/high power FET (HiVP)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003