A stochastic wire length distribution for gigascale integration (GSI)

This publication has 10 references indexed in Scilit:

• Interconnect performance limits on gigascale integration (GSI)
  Materials Chemistry and Physics, 1995
• Performance trends in high-end processors
  Proceedings of the IEEE, 1995
• A fractal analysis of interconnection complexity
  Proceedings of the IEEE, 1993
• Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs
  IEEE Transactions on Electron Devices, 1993
• Multilevel metal capacitance models for CAD design synthesis systems
  IEEE Electron Device Letters, 1992
• The wire-limited logic chip
  IEEE Journal of Solid-State Circuits, 1982
• Why systolic architectures?
  Computer, 1982
• Wire Length Distribution for Placements of Computer Logic
  IBM Journal of Research and Development, 1981
• Placement and average interconnection lengths of computer logic
  IEEE Transactions on Circuits and Systems, 1979
• On a Pin Versus Block Relationship For Partitions of Logic Graphs
  IEEE Transactions on Computers, 1971