An ATPG-based approach to sequential logic optimization
- 10 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Sequential Circuit Test Generator (STG) benchmark resultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The BACK algorithm for sequential test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An ATPG-based approach to sequential logic optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On removing redundancy in sequential circuitsPublished by Association for Computing Machinery (ACM) ,1991
- Redundancies and don't cares in sequential logic synthesisJournal of Electronic Testing, 1990
- CrossCheck: a cell based VLSI testability solutionPublished by Association for Computing Machinery (ACM) ,1989
- On Redundancy and Fault Detection in Sequential CircuitsIEEE Transactions on Computers, 1979
- EBT: A Comprehensive Test Generation Technique for Highly Sequential CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978