3.9 ps SiGe HBT ECL ring oscillator and transistor design for minimum gate delay
- 9 July 2003
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 24 (5) , 324-326
- https://doi.org/10.1109/led.2003.812568
Abstract
We show empirical results that demonstrate the effect of high performance SiGe HBT design parameters on the minimum gate delay of an ECL ring oscillator. SiGe HBT devices with a high f/sub MAX/ (338 GHz) and a low f/sub T/ (180 GHz) achieve a minimum delay of 3.9 ps, which to our knowledge is the lowest reported delay for a silicon based logic gate. Compared to the extracted (extrapolated) f/sub T/ and f/sub MAX/, a simple figure of merit proportional to /spl radic/f/sub T//R/sub B/C/sub CB/ with R/sub B/ and C/sub CB/ extracted from S-parameter measurement is best correlated to the minimum gate delay.Keywords
This publication has 10 references indexed in Scilit:
- SiGe HBTs with cut-off frequency of 350 GHzPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Sub 5 ps SiGe bipolar technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- New bipolar figure of merit "fo"Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Bipolar transistor scaling for minimum switching delay and energy dissipationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- 5.3-ps ECL and 71-GHz static frequency divider in self-aligned SEG SiGe HBTPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-speed SiGe:C bipolar technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 4.2-ps ECL ring-oscillator in a 285-GHz f/sub MAX/ SiGe technologyIEEE Electron Device Letters, 2002
- Self-aligned SiGe NPN transistors with 285 GHz f/sub MAX/ and 207 GHz f/sub T/ in a manufacturable technologyIEEE Electron Device Letters, 2002
- A 0.2-μm self-aligned selective-epitaxial-growth SiGe HBT featuring 107-GHz f/sub max/ and 6.7-ps ECLIEEE Transactions on Electron Devices, 2001
- Demonstration of sub-5 ps CML ring oscillator gate delay with reduced parasitic AlInAs/InGaAs HBTIEEE Electron Device Letters, 2001