Performance of various input-buffered and output-buffered ATM switch design principles under bursty traffic: simulation study
- 1 February 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Communications
- Vol. 42 (2/3/4) , 1371-1379
- https://doi.org/10.1109/tcomm.1994.580245
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Performance of a non-blocking space-division packet switch with correlated input trafficPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A shared buffer memory switch for an ATM exchangePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Effect of speedup in nonblocking packet switchPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Effects of output buffer sharing on buffer requirements in an ATDM packet switchingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Comparison of buffering strategies for asymmetric packet switch modulesIEEE Journal on Selected Areas in Communications, 1991
- A three‐stage architecture for very large packet switchesInternational Journal of Communication Systems, 1989
- Queueing in high-performance packet switchingIEEE Journal on Selected Areas in Communications, 1988
- Multichannel bandwidth allocation in a broadband packet switchIEEE Journal on Selected Areas in Communications, 1988
- A Broadband Packet Switch for Integrated TransportIEEE Journal on Selected Areas in Communications, 1987
- The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet SwitchingIEEE Journal on Selected Areas in Communications, 1987