Circuit performance variability reduction: principles, problems, and practical solutions
- 10 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The authors present several novel results in the area of variability minimization. They develop a variability gradient formula, give the theoretical conditions for variability minimization, and outline the principles and practical solutions of factor screening for variability. A multistage procedure is described for on-target design, based on variability gradient information, dynamic screening, performance variance minimization, and separate on-target tuning. This methodology was successfully applied to the variability minimization of a practical CMOS delay circuit, after several direct methods of on-target oriented methods failed.Keywords
This publication has 4 references indexed in Scilit:
- iEDISON: an interactive statistical design tool for MOS VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Efficient circuit performance modeling using a combination of interpolation and self organizing approximation techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design of experiments approach to gradient estimation and its application to CMOS circuit stochastic optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Statistical modeling for efficient parametric yield estimation of MOS VLSI circuitsIEEE Transactions on Electron Devices, 1985