Balancing interconnect and computation in a reconfigurable computing array (or, why you don't really want 100% LUT utilization)
- 1 February 1999
- proceedings article
- Published by Association for Computing Machinery (ACM)
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- More wires and fewer LUTsPublished by Association for Computing Machinery (ACM) ,1998
- Hierarchical interconnection structures for field programmable gate arraysIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1997
- PlasmaPublished by Association for Computing Machinery (ACM) ,1996
- The Triptych FPGA architectureIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995
- FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
- The fat-pyramid and universal parallel computation independent of wire delayIEEE Transactions on Computers, 1994
- Flexibility of interconnection structures for field-programmable gate arraysIEEE Journal of Solid-State Circuits, 1991
- A framework for solving VLSI graph layout problemsJournal of Computer and System Sciences, 1984
- New lower bound techniques for VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- An r-Dimensional Quadratic Placement AlgorithmManagement Science, 1970